An improved hardware primitive for implementations of Deep Neural Networks, PCT Patent Application No. PCT/AU2020/050395, SeyedRamin Rasoulinezhad, Philip H.W. Leong, filed by The University of Sydney
Logic cell architecture, Australian Provisional Patent Application No. 2020900509, SeyedRamin Rasoulinezhad, Siddhartha, David Boland, Philip H.W. Leong, filed by The University of Sydney